Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Expand litex_sim JTAG support to more CPUs #1993

Merged
merged 2 commits into from
Jun 22, 2024
Merged

Expand litex_sim JTAG support to more CPUs #1993

merged 2 commits into from
Jun 22, 2024

Commits on Jun 18, 2024

  1. soc/cores/cpu: Implement add_jtag method 

    Implement add_jtag method for naxriscv, vexiiriscv and vexriscv_smp,
which is the de facto way to add JTAG ports to pads on other CPUs.

Signed-off-by: Jiaxun Yang <[email protected]>
    @FlyGoat
    FlyGoat committed Jun 18, 2024
    Configuration menu
    Copy the full SHA
    a8b3f36 View commit details
    Browse the repository at this point in the history

  2. jtagremote: Implement ntrst pin 

    ntrst pin is critical to some JTAG taps to put tap
into a known state.

Implement it in jtagremote testbench with corresponding
remote bitbang commands and hook it up in litex_sim.

Signed-off-by: Jiaxun Yang <[email protected]>
    @FlyGoat
    FlyGoat committed Jun 18, 2024
    Configuration menu
    Copy the full SHA
    50c8ef0 View commit details
    Browse the repository at this point in the history