-
Approach: Karatsuba algorithm (https://en.wikipedia.org/wiki/Karatsuba_algorithm)
-
Language: SystemVerilog
-
Inputs: 328-bit, unsigned int
-
Output: 656-bit, unsigned int
-
Target FPGA board: Nexys A7 100T
-
Notifications
You must be signed in to change notification settings - Fork 0
svpolonsky/multiplier
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
big integer multiplier micro-architecture
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published