Skip to content

A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.

Notifications You must be signed in to change notification settings

rstar900/Dual-Core-RISC-V-Processor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

18 Commits
 
 
 
 
 
 
 
 

Repository files navigation

About

A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published