Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

In verilog model of standard cells, fix "notifier" register definition #39

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

derekcom17
Copy link

Make these fixes in several places:

  • In some cases, the notifier was defined as type "wire" which is invalid for some tools.
  • Add the defenition of notifier in the cases where it was absent.
  • Fix an issue where a wire was defined twice in the same line, which the VCS simulator didn't like.

These issues I had may have been tool-specific, but all these changes should be backwards compatible.

Make these fixes in several places:
* In some cases, the notifier was defined as type "wire" which is invalid for some tools.
* Add the defenition of notifier in the cases where it was absent.
* Fix an issue where a wire was defined twice in the same line, which the VCS simulator didn't like.

All these changes should be backwards compatible.
@RTimothyEdwards RTimothyEdwards added invalid This doesn't seem right flow Changes to Makefile and process flow labels Oct 4, 2022
@RTimothyEdwards
Copy link
Contributor

We should not have PDK files in this repository---they should be fixed in the PDK.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
flow Changes to Makefile and process flow invalid This doesn't seem right
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants