Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bug fixes: verilog/dv/tests-standalone/uart #138

Open
wants to merge 2 commits into
base: main
Choose a base branch
from

Conversation

edowson
Copy link

@edowson edowson commented Sep 8, 2024

This pull requests contains bug-fixes for running the standalone tests for uart located in verilog/dv/tests-standalone/uart.

…ware.

This commit:
- updates a minor typos in the makefile
- adds missing $(CARAVEL_PATH)/rtl/debug_regs.v for compiling the firmware
  for simulation.

Signed-off-by: Elvis Dowson <[email protected]>
…hich do not exist in the uut.

This commit:
- fixes indentation
- re-orders the port definitions to match the order of declaration in
  mgmt_core_wrapper
- removes sram_ro_* ports which do not exist in the mgmt_core_wrapper uut

Signed-off-by: Elvis Dowson <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant