Main Board Function Test Version V1.0

This version uses two-stage LDO design in power conversion. In order to reduce the power loss in the first conversion stage (16.8V to 5V) due to the relatively high voltage difference, the input voltage for the logic circuit needs to be converted to voltage a little bit higher than 5V (like 6V).