Skip to content

Add xilinx a72 and a78 #189

Add xilinx a72 and a78

Add xilinx a72 and a78 #189

Triggered via pull request September 12, 2023 14:40
Status Failure
Total duration 28s
Artifacts 1

compliance.yml

on: pull_request
compliance review
15s
compliance review
Fit to window
Zoom out
Zoom in

Annotations

4 errors
compliance review: Checkpatch.txt#L1
CAMELCASE: Avoid CamelCase: <Xil_ExceptionEnableMask> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:37 CAMELCASE: Avoid CamelCase: <Xil_ExceptionDisableMask> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:45 CAMELCASE: Avoid CamelCase: <Xil_DCacheFlush> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:53 CAMELCASE: Avoid CamelCase: <Xil_DCacheFlushRange> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:55 CAMELCASE: Avoid CamelCase: <Xil_DCacheInvalidate> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:61 CAMELCASE: Avoid CamelCase: <Xil_DCacheInvalidateRange> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:63 CAMELCASE: Avoid CamelCase: <Xil_SetTlbAttributes> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.c Line:101 CAMELCASE: Avoid CamelCase: <XScuGic_EnableIntr> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.h Line:32 CAMELCASE: Avoid CamelCase: <XScuGic_DisableIntr> File:lib/system/freertos/xlnx_common/zynqmp_aarch64/sys.h Line:37
compliance review: Gitlint.txt#L1
Commit 728a4f7313: 1: UC5 Title exceeds max length (75>72): "lib: generic: Add support for a78 platform with System Device Tree workflow"
compliance review
Process completed with exit code 1.
compliance review
Process completed with exit code 2.

Artifacts

Produced during runtime
Name Size
compliance.xml Expired
3.01 KB