Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

WR port not reachable after power cycle of WR switch #111

Closed
dietrichb opened this issue Dec 15, 2018 · 3 comments
Closed

WR port not reachable after power cycle of WR switch #111

dietrichb opened this issue Dec 15, 2018 · 3 comments
Labels
bug doomsday v.4.0.5 enigma postponed

Comments

@dietrichb
Copy link
Contributor

No description provided.

@dietrichb
Copy link
Contributor Author

symptoms

WRS

  • ports shows MAC and ptp state 6 (looks good)

node

  • eb-mon shows LINK_UP and TRACKING (looks good)
  • node not reachable via timing network (all EB requests time out)

when

  • after reboot power cycle of WRS
  • it may take a few power cycles of the WRS to trigger the bug

workaround

power cycle or restart FPGA using eb-reset

@dietrichb
Copy link
Contributor Author

solved for Arria5 based platforms

requires major work (PHY control update) for Arria II based devices (SCU and VETAR)

@alyxazon alyxazon mentioned this issue Jul 19, 2022
Open
@alyxazon
Copy link
Collaborator

See #309

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
bug doomsday v.4.0.5 enigma postponed
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@alyxazon @dietrichb