Skip to content

Latest commit

 

History

History
10 lines (9 loc) · 346 Bytes

README.md

File metadata and controls

10 lines (9 loc) · 346 Bytes
Raw

DDR3 Simulation Model

A wrapper logic upon the Xilinx DDR3 Micron simulation model. The wrapper logic is based on DDR3 simulation example design generated for KC705.

Usage

cd script
vivado -nolog -nojournal -mode tcl -source project_1.tcl

Then run the simulation, a example testbench is already included in the example project.