Skip to content

Latest commit

 

History

History
3 lines (3 loc) · 312 Bytes

README.md

File metadata and controls

3 lines (3 loc) · 312 Bytes

Course Projects - EE 671 - VLSI Design - Autumn Semester 2022

Instructor - Prof. Dinesh K Sharma

This repository contains all the relevant files, reports for the digital logic design assignments done in the course. The language and frameworks used were VHDL, NGSPICE, Python, ghdl, Intel Quartus Prime