-
Notifications
You must be signed in to change notification settings - Fork 64
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
consider exposing SB_LEDDA_IP to verilog and litex samples #524
Comments
While I think it would interesting to have examples about how to use |
oh yes, you're right, maybe a better way to phrase it would have been to say that it would allow to introduce developers to register based manipulation (which, I guess, carry their own complexity when implemented in hardware/logic). |
Absolutely agree. Since this workshop has a top-bottom approach, the register based manipulation feels very natural for all the readers coming from the "CPU architecture" level, down to custom hardware peripherals. |
It would be nice to expose
SB_LEDDA_IP
(as in https://github.com/im-tomu/foboot/blob/master/hw/rtl/sbled.py#L93) to the verilog and litex samples, so that developers going thru the workshop can do more advanced led PWM manipulation.The text was updated successfully, but these errors were encountered: