Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

analog power supply vdda1 and vssaa do not get connected during mixed signal designs #356

Open
MdOmarFaruque opened this issue Mar 3, 2024 · 4 comments

Comments

@MdOmarFaruque
Copy link

MdOmarFaruque commented Mar 3, 2024

I have a black boxed inverter macro that has vdda1 and vssa1 as power pins.I connected these pins with vdda1 and vssa1 as I am using 2 analog pins as input and output.I am getting an error at step 35 (whle running make user_proj_example) for IR Drop.Here is the error:
[ERROR]: during executing openroad script /openlane/scripts/openroad/irdrop.tcl
[ERROR]: Log: ../home/engtech/Desktop/Openlane_v2/counter_v2_analog_inverter/openlane/user_proj_example/runs/24_03_01_17_49/logs/signoff/35-irdrop.log
[ERROR]: Last 10 lines:
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vdda1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0070] Net vdda1 has no nodes and will be skipped
[ERROR PSM-0078] IR drop setup failed. Analysis can't proceed.
Error: irdrop.tcl, 35 PSM-0078
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
OpenLane TCL Issue Packager

Parsing config file(s)…
Setting up /home/engtech/Desktop/Openlane_v2/counter_v2_analog_inverter/openlane/user_proj_example/runs/24_03_01_17_49/issue_reproducible…
Done.
[INFO]: Reproducible packaged: Please tarball and upload '../home/engtech/Desktop/Openlane_v2/counter_v2_analog_inverter/openlane/user_proj_example/runs/24_03_01_17_49/issue_reproducible' if you're going to submit an issue.
[ERROR]: Step 35 (irdrop) failed with error:
-code 1 -level 0 -errorcode NONE -errorinfo {
while executing
"throw_error"
(procedure "run_tcl_script" line 219)
invoked from within
"run_tcl_script -tool openroad -no_consume {*}$args"
(procedure "run_openroad_script" line 2)
invoked from within
"run_openroad_script $::env(SCRIPTS_DIR)/openroad/irdrop.tcl -indexed_log $log"
(procedure "run_irdrop_report" line 14)
invoked from within
"run_irdrop_report"
(procedure "run_irdrop_report_step" line 3)
invoked from within
"run_irdrop_report_step"} -errorline 1
[INFO]: Saving current set of views in '../home/engtech/Desktop/Openlane_v2/counter_v2_analog_inverter/openlane/user_proj_example/runs/24_03_01_17_49/results/final'...

[ERROR]: Flow failed.

I have attached my config.json and verilog files.Any help to fix the issue is much appreciatable.
Screenshot from 2024-03-03 14-24-36
Screenshot from 2024-03-03 14-24-56

config.json

@kareefardi
Copy link
Contributor

@MdOmarFaruque can you upload RTL files, LEF views and GDS views?

@MdOmarFaruque
Copy link
Author

MdOmarFaruque commented Mar 4, 2024

Thank you for your response.There is no LEF,GDS files generated .However,verilog fils are having issues to get uploaded. Therefore, I am sharing the drive link for results,tmp and verilog/rtl files as well as the gds and lef file of blackboxed macro.
https://drive.google.com/drive/folders/1Rh1o5sPEJVa-8nX7T-g2k964giHIO71I?usp=sharing

@d-m-bailey
Copy link

More details here.

@kareefardi
Copy link
Contributor

@MdOmarFaruque I can't reach IR drop. I am using the latest OpenLane and modified the configuration uploaded to remove FP_PIN_ORDER_CFG variable because it is not in the drive link. It would be best if you can post the OpenLane version that you are using and post all input files with your same setup to be able to reproduce your problem.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants