-
Notifications
You must be signed in to change notification settings - Fork 2
/
i8051_top_map.mrp
265 lines (232 loc) · 21.7 KB
/
i8051_top_map.mrp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
Release 13.2 Map O.61xd (nt)
Xilinx Mapping Report File for Design 'i8051_top'
Design Information
------------------
Command Line : map -intstyle ise -p xc3s400a-ft256-4 -cm area -ir off -pr off
-c 100 -o i8051_top_map.ncd i8051_top.ngd i8051_top.pcf
Target Device : xc3s400a
Target Package : ft256
Target Speed : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date : Wed Oct 17 10:27:18 2012
Design Summary
--------------
Number of errors: 0
Number of warnings: 10
Logic Utilization:
Total Number Slice Registers: 1,350 out of 7,168 18%
Number used as Flip Flops: 1,328
Number used as Latches: 22
Number of 4 input LUTs: 2,285 out of 7,168 31%
Logic Distribution:
Number of occupied Slices: 1,776 out of 3,584 49%
Number of Slices containing only related logic: 1,776 out of 1,776 100%
Number of Slices containing unrelated logic: 0 out of 1,776 0%
*See NOTES below for an explanation of the effects of unrelated logic.
Total Number of 4 input LUTs: 2,322 out of 7,168 32%
Number used as logic: 2,285
Number used as a route-thru: 37
The Slice Logic Distribution report is not meaningful if the design is
over-mapped for a non-slice resource or if Placement fails.
Number of bonded IOBs: 84 out of 195 43%
Number of BUFGMUXs: 2 out of 24 8%
Number of RAMB16BWEs: 2 out of 20 10%
Average Fanout of Non-Clock Nets: 3.79
Peak Memory Usage: 202 MB
Total REAL time to MAP completion: 8 secs
Total CPU time to MAP completion: 4 secs
NOTES:
Related logic is defined as being logic that shares connectivity - e.g. two
LUTs are "related" if they share common inputs. When assembling slices,
Map gives priority to combine logic that is related. Doing so results in
the best timing performance.
Unrelated logic shares no connectivity. Map will only begin packing
unrelated logic into a slice once 99% of the slices are occupied through
related logic packing.
Note that once logic distribution reaches the 99% level through related
logic packing, this does not mean the device is completely utilized.
Unrelated logic packing will then begin, continuing until all usable LUTs
and FFs are occupied. Depending on your timing budget, increased levels of
unrelated logic packing may adversely affect the overall timing performance
of your design.
Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy
Section 1 - Errors
------------------
Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:PhysDesignRules:372 - Gated clock. Clock net RAM/Mtrien_doBit_not0001 is
sourced by a combinatorial pin. This is not good design practice. Use the CE
pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net RAM/Mtrien_doByte_not0001
is sourced by a combinatorial pin. This is not good design practice. Use the
CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
block:<ROM/Mrom_data_rom00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
block:<ROM/Mrom_data_rom00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
block:<ROM/Mrom_data_rom00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
block:<ROM/Mrom_data_rom00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
block:<ROM/Mrom_data_rom00002>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
block:<ROM/Mrom_data_rom00002>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
block:<ROM/Mrom_data_rom00002>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
block:<ROM/Mrom_data_rom00002>:<RAMB16BWE_RAMB16BWE>.
Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc3s400a' is a WebPack part.
INFO:LIT:243 - Logical network ea has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
rate limited output drivers. The delay on speed critical single ended outputs
can be dramatically reduced by designating them as fast outputs.
Section 4 - Removed Logic Summary
---------------------------------
2 block(s) optimized away
Section 5 - Removed Logic
-------------------------
Optimized Block(s):
TYPE BLOCK
GND XST_GND
VCC XST_VCC
To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.
Section 6 - IOB Properties
--------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name | Type | Direction | IO Standard | Diff | Drive | Slew | Reg (s) | Resistor | IBUF/IFD | SUSPEND |
| | | | | Term | Strength | Rate | | | Delay | |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ale | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| clk | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<0> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<1> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<2> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<3> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<4> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<5> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<6> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_in<7> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p0_out<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p0_out<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_in<0> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<1> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<2> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<3> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<4> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<5> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<6> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_in<7> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p1_out<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p1_out<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_in<0> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<1> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<2> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<3> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<4> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<5> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<6> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_in<7> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p2_out<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p2_out<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_in<0> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<1> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<2> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<3> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<4> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<5> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<6> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_in<7> | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
| p3_out<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| p3_out<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<0> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<1> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<2> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<3> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<4> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<5> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<6> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<7> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<8> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<9> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<10> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<11> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<12> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<13> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<14> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| pc_debug<15> | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| psen | IOB | OUTPUT | LVCMOS25 | | 12 | SLOW | | | 0 / 0 | 3STATE |
| rst | IBUF | INPUT | LVCMOS25 | | | | | | 0 / 0 | |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Section 7 - RPMs
----------------
Section 8 - Guide Report
------------------------
Guide not run on this design.
Section 9 - Area Group and Partition Summary
--------------------------------------------
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
Area Group Information
----------------------
No area groups were found in this design.
----------------------
Section 10 - Timing Report
--------------------------
This design was not run using timing mode.
Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings
Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.
Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.